Project

Universal microwave photonics programmable processor for seamlessly interfacing wireless and optical ICT systems (UMWP-CHIP)

Partner

European Research Council (ERC) - Advanced Grant

Date

2017 - 2022

Principal investigator

  José Capmany Francoy

Project URL

  cordis.europa.eu

News URL

  www.prl.upv.es

Research Areas

Photonics

Research Group

Photonics Research Labs (PRL)

Acknowledgements
Information and communication technology (ICT) systems are expanding at an awesome pace in terms of capacity demand, number of connected end-users and required infrastructure. To cope with these rapidly increasing growth rates there is a need for a flexible, scalable, and future-proof solution for seamlessly interfacing the wireless and photonic segments of communication networks. RF or Microwave photonics (MWP) is the best positioned technology to provide the required flexible, adaptive, and future-proof physical layer with unrivalled characteristics. Its widespread use is however limited by the high-cost, non-compact and heavy nature of its systems. Integrated Microwave Photonics (IMWP) targets the incorporation of MWP functionalities in photonic chips to obtain cost-effective and reduced space, weight, and power consumption systems. IMWP has demonstrated some functionalities in through application specific photonic circuits (ASPICs), yielding almost as many technologies as applications and preventing cost-effective industrial manufacturing processes. A radically different approach is based on a universal or general-purpose programmable photonic integrated circuit (PIC) capable of performing with the same hardware architecture the main required functionalities. The aim of this project is the design, implementation and validation of such processor based on the novel concept of photonic waveguide mesh optical core and its integration in a Silicon Photonics chip. Its three specific objectives are: (1) The architecture design and optimization of a technology agnostic universal MWP programmable signal processor; (2) The chip mask design, fabrication, and testing of the processor; and (3) The experimental demonstration and validation of the processor. Targeting record values in bandwidth and footprint its potential impact will be very large by unlocking bandwidth bottlenecks and providing seamless interfacing of the fiber and wireless segments in future ICT systems.
This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 741415

Latest Tweets

WAVES MAGAZINE

Latest News

8G Building. 4th Floor, D access
Universitat Politècnica de València
Camino de Vera, s/n
46022 Valencia
SPAIN

Follow us

Newsletter