Line

High performance arithmetic and DSP operators for FPGA

Description

Design of arithmetic operators and digital signal processing kernels optimized for their implementation in Altera and Xilinx FPGA devices.

Research Groups

Digital Systems Integration Group (GISED)

Research Areas

Signal Processing

Latest Tweets

WAVES MAGAZINE

Latest News

8G Building. 4th Floor, D access
Universitat Politècnica de València
Camino de Vera, s/n
46022 Valencia
SPAIN

Follow us

Newsletter