UPV logo
  • UPV
  • ITEAM
  • Hardware Design of a FPGA-Based Synchronizer for H…

Publication

Hardware Design of a FPGA-Based Synchronizer for Hiperlan/2

Year

2004

Authors

  Vicenç Almenar Terré

Co-authors

M.J.Canet, F. Vicedo, V. Almenar, J. Valls, E.R. De Lima

Place

Antwerp, Belgium

Dates

30/08/2004 al 01/09/2004

DOI

  http://dx.doi.org/10.1007/978-3-540-30117-2_51

Research Groups

Digital Systems Integration Group (GISED)