Project

Design and FPGA implementation of a receiver for DSRC (Dedicated Short-Range Communications)

Partner

INDRA ESPACIO S.L.

Date

2006 - 2006

Principal investigator

  Javier Valls Coquillat

Research Areas

Signal Processing

Research Group

Digital Systems Integration Group (GISED)

Latest Tweets

WAVES MAGAZINE

Latest News

8G Building. 4th Floor, D access
Universitat Politècnica de València
Camino de Vera, s/n
46022 Valencia
SPAIN

Follow us

Newsletter