Efficient mapping on FPGA of a Viterbi decoder for wireless LANs | iTEAM | UPV

Skip to content

EN
ES

Log-in

iTEAM
1. Members
Research Groups
Research Impact
No data
Tech Transfer
News
No data
Facilities
1. Laboratories
Search
Search in this microsite

Search :
1. Utilities
2. Legal
Contact
Social Networks
Open Positions
No data
- Log-in
- EN
- ES

UPV
iTEAM
Efficient mapping on FPGA of a Viterbi decoder for…

Publication

Efficient mapping on FPGA of a Viterbi decoder for wireless LANs

Year	2005
Authors	Javier Valls Coquillat
Co-authors	F. Angarita, T. Sansaloni, A. Pérez-Pascual, J. Valls
Place	Atenas, Greece
Dates	02/11/2005 al 04/11/2005
DOI	http://dx.doi.org/10.1109/SIPS.2005.1579957
Research Groups	Digital Systems Integration Group (GISED)

Transparency
Data protection
Cookies Policy

© 2025 Universitat Politècnica de València